Help Needed on a systemverilog RTL design project

Hello! I was trying to implement a matrix-multiplication engine (along with other functions) as part of my HDL class project, but I'm stuck. I would like to know if I can get help from someone who has successfully implemented a similar thing and is available to help me. Thank You!