Apple CPU Silicon Validation Interview

I recieved an interview call from Apple for silicon validation position. What kind of questions can I expect? Will they go too deep on the SystemVerilog part of my resume (it’s been a while since I’ve touched SV)