I built a working balanced ternary RISC processor on FPGA — paper published